Abstract-A parallel architecture for high-bandwidth analog-todigital conversion is presented. The proposed architecture uses frequency translation along with multi-rate signal processing to digitize a wide-band continuous-time analog signal through an array of identical narrowband analog-to-digital converters (ADCs). The basic idea behind this structure is to decompose the input signal into smaller frequency (channels). Each channel is composed of a two-path system that includes mixers, identical low-pass filters and identical baseband ADCs. The signal in each two-path channel is sampled and digitized into narrowband quadrature signals. After digitizing the signal in each channel, the low-rate subband samples are upconverted back to their respective center frequencies, then filtered and combined to reconstruct the digital representation of the original wide-band input signal. The digital filters are designed to minimize the reconstruction error. The effects of some major nonidealities are discussed. Several simulation results are also presented to demonstrate the performance of the system. Index Terms-Analog-to-digital conversion, multi-rate signal processing, parallel analog-to-digital converter (ADC) structure, wide-band.
I. INTRODUCTION

S
IGNIFICANT advances in very large-scale integration (VLSI) and digital signal processing (DSP) techniques have encouraged designers to shift as much of the signal processing as possible from the analog domain to the digital domain, where more flexible and programmable circuits are available. In addition, if implemented in CMOS technology, further advantages, such as higher levels of integration, higher yield, lower cost, and potentially lower power, can be exploited. Many emerging applications require wide-band analog-to-digital converters (ADCs). For example, in wireless applications such as software-defined radio or direct digital receivers, the goal is to move the ADC as close as possible to the antenna. More stringent requirements are imposed on the performance specifications of such ADCs, such as dynamic range and bandwidth. Wide-band digital radio receivers, for example, need to simultaneously digitize strong and weak signals, as well as provide excellent signal-to-noise ratio (SNR), to avoid losing the weak signal to distortions, such as thermal and quantization noise [1] .
Reported state-of-the-art CMOS ADCs indicate resolutions of 4 to 6 bits for signal bandwidths of up to 2 GHz for Nyquist-rate single-channel ADCs [2] , [3] . The bandwidth, however, falls to few tens of megahertz for higher resolutions, e.g., for delta-sigma modulators. To achieve high-bandwidth ADCs, many parallel architectures have been proposed, such as time-interleaved (TI) structures [4] - [6] filter bank (QMF) frequency-band decomposition (FBD) ADCs [7] , Hadamard-modulated ADCs [8] , and hybrid FBD (HFB) structures [9] . In all of these parallel ADC structures, the main idea is to take a wide-band analog input signal, split it into a number of channels, convert each channel into digital using lower bandwidth ADCs, and finally process and recombine the subband signals to reconstruct the digitized representation of the original wide-band input signal. The benefit of such architectures lies in the fact that by using lower bandwidth ADCs in parallel, a system with a higher overall bandwidth is achieved. In this brief, an alternative parallel architecture for high-bandwidth ADCs is proposed. This structure is particularly suitable for applications requiring medium to high-resolution data converters. A similar concept has been proposed in [10] and [11] for different system structures. The organization of the brief is as follows. Section II briefly reviews some existing parallel ADC architectures. In Section III, the proposed architecture is presented and analyzed. Section IV discusses the effects of some major analog nonidealities on the performance of the system. Finally, Sections V and VI present simulation results as well as the summary and conclusion.
II. EXISTING PARALLEL ADC ARCHITECTURES
Parallel ADC structures, as shown in Fig. 1 , are generally composed of an analysis filter bank, arrays of downsamplers and ADCs, upsamplers, and finally a synthesis filter bank. The analysis filter bank is an array of filters that decompose the signal into narrower subbands. Similarly, the synthesis filter bank is a group of filters that reconstruct the original wide-band signal.
In the case of the time-interleaved architecture, these filters are simple delays [7] , and the signal is split in the time domain (timemultiplexed), whereas in the QMF-based structure, a low-pass filter and several contiguous discrete-time bandpass filters are used to split the signal in the frequency domain. The hybrid architecture is similar to that of the QMF except for the analysis filter bank, which is an array of continuous-time filters instead of discrete-time analog filters. In the Hadamard-modulated architecture, analysis filters are not explicitly defined. Instead, some analog preprocessing and some digital post-processing and filtering is used to decouple the signal from the quantization noise.
The TI systems are one of the popular structures. These systems, however, are sensitive to jitter and need a wide-band, highprecision sample-and-hold (S/H) stage. To solve this problem, a two-stage S/H can be used, with the first stage implemented as a wide-band precise S/H in a suitable technology such as GaAs [6] , [12] . Speed and precision requirements are therefore relaxed in the following subband S/H stages. In practice, the required speed in the first-rank S/H limits the number of channels that can be interleaved. Instead, many calibration techniques have been proposed to compensate for timing errors [13] , [14] .
In the QMF-FBD, this problem is solved to some extent, since the input is discrete and subband downsamplers act similar to a second sampling stage [7] . However, the problem of implementing a wide-band high-precision S/H circuit is still a major challenge, particularly in CMOS technology. Hadamardmodulated ADCs channelize already sampled, discrete data. The S/H stage is therefore a bottleneck for these systems in achieving a high bandwidth. In the HFB, signal sampling is performed after filtering the wide-band input signal into narrower subbands. However, since this architecture does not frequencytranslate high-frequency bands down to baseband, the HFB still requires high-frequency S/H circuitry that needs to operate over the corresponding frequency-band of each channel. The architecture proposed in this brief addresses this problem by performing all of the sampling in the narrowband baseband, as will be explained in the following section.
III. PROPOSED FREQUENCY-TRANSLATING ARCHITECTURE
Structure: The proposed parallel ADC architecture is a filter-bank-based hybrid structure, as shown in Fig. 2 . In this architecture, a wide-band analog input signal, (denoted as in the frequency domain), is fed simultaneously into multiple channels. Each channel is a two-path system composed of downconversion quadrature mixers that frequency-translate the desired band of the signal down to the baseband. Identical low-pass analysis filters, , decompose this signal into narrower in-phase (I) and quadrature (Q) baseband subbands, and identical baseband ADCs digitize the subband signals. The subband digital samples are then upconverted back to their respective center frequencies, interpolated (upsampled), filtered through an array of digital reconstruction filters (synthesis filters), , and finally combined in the digital domain to reconstruct the digital representation of the wide-band analog input signal. Note that is the channel index and is the number of channels . The analysis filters in this system are analog and the synthesis filters are digital, hence this system is a hybrid system.
Quadrature mixers frequency-translate the input signal by (1) where is the highest frequency of the baseband input signal. Identical low-pass filters have a 3-dB bandwidth of (2) The ADCs in each I/Q channel operate with an oversampling ratio (OSR) of 2 and a signal bandwidth of (3) As we will discuss, an OSR of 2 significantly reduces the computational complexity of the subsequent digital reconstruction system. In order to upconvert the digitized signal in each channel back to its corresponding center frequency in the digital domain, the second quadrature mixers should have a digital frequency of , where is the sampling period of each subband ADC. Fig. 3 shows how the wide-band input signal is mixed down and filtered in a two-channel system. For simplicity, only the positive frequency portion of the spectrum is shown. Numbered subsections show the subband signal processed in each channel. This system has many advantages: Since sampling is accomplished after the signal is filtered and quadrature-downconverted, i.e., after the wide-band signal is decomposed into smaller baseband subbands, the S/H circuits needed are identical narrowband baseband circuits that can be implemented on a single CMOS chip with other blocks of the system. Also, in this architecture, the bandpass channel ADCs of each channel have been replaced by identical narrowband baseband channel ADCs with an . The multiplication coefficients in the digital mixer array are therefore simplified to and 0s; no actual multipliers are therefore required. In practice, however, there are implementation challenges with this system, mainly due to mismatches in the analog components, that will be discussed in Section IV.
Synthesis Filter Design: As stated before, assume the input signal is a wide baseband signal limited to rad/s. After the signal is downconverted by the quadrature mixers and low-pass filtered by the identical analysis filters with an impulse response of and a transfer function of , the subband signal in the I and Q channels can be written as (4) (5) respectively. Downsampling followed by analog-to-digital conversion yields (assuming ideal ADC converters) (6) for . I and Q components are then digitized by the ADCs in each channel and frequency-translated back to their corresponding center frequencies and finally added together, so that (7) The subband signal is then upsampled and passed through the subband synthesis filters. Finally, the system output is the sum of the outputs of all of the channels (8) Because of the effective subsampling by in each channel, as shown in [9] , [15] , the above equation can be reduced into (9) where and are periodic frequency-domain representations of the sampled and , respectively. The digital synthesis filters,
, are designed such that the system output, , should simply be a scaled, delayed version of the input, , i.e., (10) where is the system delay, is a constant and the distortion/ aliasing functions are (11) for . Perfect reconstruction will therefore occur when the distortion function corresponds to a perfect delay, and the aliasing functions, , equal to zero, for , as follows: (12) Two-Channel Case: For the special case of (13) where, assuming perfect reconstruction
Solving for the ideal digital reconstruction filters, we obtain (16) where and (17) In practice, perfect reconstruction may not be achieved for various reasons, including finite precision of the digital filter coefficients and the limited length of these filters. In fact, the aliasing terms need not be totally canceled. It is sufficient that these terms be small enough not to degrade the required SNR. To minimize reconstruction error, an optimization method can be used to design the synthesis filters using (16)- (17) . One such optimization technique, which assumes that the synthesis filters are finite-impulse response (FIR), is presented in [9] .
IV. SENSITIVITY TO NONIDEALITIES
This section briefly discusses the effects of some major nonidealities of the system sub-blocks on the overall performance.
Subband ADC Gain and Offset Errors: With these errors, the subchannel ADC characteristic can be modeled as (18) where and are the gain and offset errors, respectively, in the th converter of the array [7] . Using a similar approach to that used for FBD structures in [7] , it can be shown [see (19) ] that these errors introduce a term of unwanted aliased components due to gain errors and an offset term. Both of these can be efficiently compensated for by taking them into account while designing the reconstruction filters [16] (19) Quadrature Mixing Errors: Using the complex signal notation, gain and phase mismatch errors between the I/Q channels in the local oscillators (LOs) can be modeled as follows: (20) where and are the gain and phase mismatch errors in the th channel, respectively. Applying this model, (5) becomes (21) The output can, therefore, be rewritten as (22) where and . As can be seen from (22), unwanted replicas of the input signal shifted by appear in the desired band due to the gain and phase mismatch errors in the quadrature paths. Proper design to minimize these mismatches can keep the corresponding errors small. In addition, reconstruction filters attenuate the unwanted terms to some extent, since they appear out of the channel band of interest. However, these unwanted terms are signal-dependent and their compensation would require additional signal processing, such as adaptive mismatch cancellation [17] , to attenuate the corresponding error terms.
Jitter in Local Oscillators (LOs): Similar to the FBD structure, since all channels are undersampled by the same clock signal, the system is less sensitive to sampling clock jitter compared to the TI structure [7] . Channel LOs used to perform the downconversions must, however, generate signals with low jitter. Jitter in the LOs can be modeled as [11] (23) where is a random variable with Gaussian distribution and a standard deviation of . The jitter increases the noise floor in each subband and can deteriorate the SNR of the overall system. The total resolution can therefore be limited by the jitter of the LOs, and proper care should be devised to make sure that LOs have acceptable jitter levels. Fig. 4 shows Matlab and Simulink simulation results for the effective number of bits (ENOB) of a two-channel system with a normalized bandwidth of and four ideal identical 8-bit ADCs, each with a normalized bandwidth of and a normalized sampling rate of . Four identical continuous-time fifth-order Butterworth low-pass filters, each with a normalized 3-dB cutoff frequency of , were used as subband filters. Butterworth filters were chosen for their maximally flat passband characteristic which results in less complex synthesis filters [9] . Other analog filters, however, can also be used, and appropriate digital filters can be designed accordingly with proper optimization. A normalized effective sampling rate of (Nyquist rate for the wide-band input signal) is achieved for this system using digital 128-tap FIR reconstruction filters with 12-and 8-bit quantized coefficients. The synthesis filters are designed using a similar optimization as presented in [9] . As can be seen in Fig. 4 , a Gaussian phase jitter with 2.5 can slightly reduce the resolution of the system. Fig. 5 shows the ENOBs for a similar system, with 12-bit subchannel ADCs and 12-and 16-bit FIR filter coefficients. The effects of phase jitter in the local oscillators with Gaussian distribution and 0.5 1.5 , and 2.5 are shown for 16-bit FIR filter coefficients. As shown in this figure and explained in the previous section, jitter can reduce the SNR and therefore limit the resolution of the system. Note that in the absence of circuit nonidealities, more than 10 bits of resolution is attainable everywhere in the desired band. The system performance can be improved by increasing the length of the digital filters or optimizing the analysis filters. Note that the efficiency of the system is increased by increasing the number of channels. This means that a total sampling frequency of two times more than the subband ADCs' sample rate is attainable in a two-channel system, while this increases to three times faster in the three-channel case. The main challenge is to design the appropriate synthesis filters to maintain the desired system resolution.
V. SIMULATION RESULTS
VI. CONCLUSION
In this brief, a parallel architecture for a high-bandwidth ADC is introduced. In this architecture, the signal is downconverted and shifted into baseband and decomposed into narrower subbands. Subband signals are then sampled and digitized in each channel. Since sampling and digitization are accomplished after downconverting and low-pass filtering of the signal, identical baseband low-speed S/H and ADC circuits can be used for this architecture. The design is therefore simpler compared with other architectures that require high-speed, high-precision S/H and bandpass ADCs.
